CDC2510C driver equivalent, 3.3-v phase-lock-loop clock driver.
D Distributes One Clock Input to One Bank of
Ten Outputs
D External Feedback (FBIN) Terminal Is Used
to Synchronize the .
The CDC2510C is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for .
Image gallery
TAGS
Download (Size : 560.06KB)